

A Novel Asymmetrical Multilevel Inverter for Higher Output Voltage Levels

Jay Kumar Rajak¹, Padmini Katare² ¹Student, ²Assistant Professor ^{1, 2}Department of Electrical & Electronics Engineering, MITS, Bhopal, India

Abstract: In this Paper focus on design and achievement of the new topology in a multilevel inverter with a reduction harmonic, size, cost in higher efficiency the main objective of this work a novel three-phase inverter with applicable in induction motor drive in medium voltage application. The main advantage of the new topology is to reduce the THD (Total Harmonic Distortion) lower electromagnetic interference generation and higher output voltage for applicable induction motor drive. This work describes a reduce harmonic in a single phase seven level, Twenty level & Twenty seven level inverter circuit with new level shift pulse width modulation (LSPWM) scheme is purposed. This topology is a combination of a three single level full bridge inverter circuit. There are many topologies of multilevel inverters in literature, popular among them are cascaded H-bridge. In general the control methods of these cascaded inverters are designed an assumption of having all dc source voltages same for all H-bridges. The performance of the purposed a novel seven, twenty three, and twenty seven level multilevel inverter with same number of H-bridges is modified with theinherent benefits & isolated DC sources, The multilevel carrier based Level shifted pulse width modulation methods are used in this topology a seven, twenty three, and twenty seven level output voltage wave forms is shown in FFT window. MATLABE/SIMULINK is used to simulate the inverter circuit operation and control signals.

Keywords-Two Level Inverter, Reduced Switches and Sources, Pulse Width Modulation (PWM), Multi-Level Inverters

I. INTRODUCTION

The voltage cause inverters make a voltage or a current with levels likewise 0 or \pm V dc they are notable as two level inverters. They require high exchanging recurrence alongside different heartbeat width balance (PWM) systems to get a quality result voltage or an ongoing waveform with a base measure of wave content, Encompassed by high power and high voltage application, these two phase inverters, then again, have a few limitations in working at high recurrence fundamentally because of exchanging gadgets ought to be utilized so as to avoid issues associated with their series-equal blends that are important to get capacity of taking care of high voltages and flows.

The staggered inverter [MLI] is a shows potential inverter geography for high voltage and high power applications. This inverter combines various degrees of DC voltages to deliver a flight of stairs with the reason for approaches the purifying waveform. It has high power predominance waveforms, lower voltage appraisals of gadgets, lower consonant twisting, lower exchanging recurrence and exchanging misfortunes, higher proficiency, and decrease of dt/dv stresses. It gives the chance of working with low speed semiconductors however its examination with the twolevel inverter. a few of MLI geographies and balance methods have been presented and concentrated exhaustively. Yet, most acknowledged MLI geographies are Flowed Staggered Inverter (CMLI), Diode Clasp and Flying Capacitor. In this proposition we utilize a CMLI that comprise of some with not a similar DC named as Deviated Flowed Staggered Inverter (ACMLI) and H-Scaffold inverters. It is carried out in light of the fact that these inverters are more particular and straightforward in creation and have other prize than flying capacitor and Diode clasp. [2] [3]

II. LITERATUERE SURVEY

Staggered inverter is exceptionally adaptable and is utilizes for power gadgets geography for high power application. The staggered inverter has an exceptionally low electromagnetic obstruction (EMI), The voltage across the switches is just a single portion of the DC source voltage, The exchanging recurrence can be diminished for similar exchanging misfortunes, The higher result current sounds are decreased by a similar exchanging recurrence. It proficiency is high contrast with regular inverter. Staggered inverter is a latest choice to execute low recurrence based inverters with low result voltage bend. Essential staggered geographies are of three sorts.

- 1. Diode-Clasped Staggered Inverter
- 2. Capacitor Clipped/Flying Capacitor Inverter
- 3. Overflow H-span (CHB)

Each three geographies of a staggered inverter can be utilized in receptive power pay excluding having the voltage unbalance issue.



Diode clipping isn't ideal in quick capacitor and flowed inverter plan and adjusting capacitors are not needed in diode braced and flowed inverter design. In flowed inverter arrangement requires the littlest sum number of parts.

The diode braced geography is likewise called as an unbiased point converter. It was the main broadly well-known staggered inverter geography. It is extensively utilized in modern application this three levels unbiased point converter utilizes capacitor to produce middle voltage level and voltages across the switches are just half cycle in dc input. These inverters most normally utilized in medium power and high power voltages. In this inverter geography diode is utilized as the bracing gadget to clasp the dc transport voltage so equivalent to accomplish steps in the result voltage. Accordingly, the significant idea of this inverter is to utilize diodes to tie the power gadgets voltage stress. The voltage over every capacitor and each switch is V_{dc} .

A comparative geography to the Unbiased Point Clasped Staggered Inverter geography is the Capacitor Clipped (CC), or Flying Capacitor, staggered inverter geography, as a substitute of utilizing cinching diodes it utilizes capacitors to hold the voltages to the ideal qualities. With respect to the Impartial Point Clasped Staggered Inverter,(m-1) number of capacitors on a common DC-transport, where m is the level number of the inverter, and 2(m-1) switch-diode valve matches are utilized. Then again, for the CCMLI, rather than bracing diodes, at least one (contingent upon position and level of the inverter) capacitor are utilized to make the result voltages. They are associated with the midpoints of two valve matches on similar situation on each side of the midpoint between the valves [3].

Overflow H-bridge(CHB): Configuration has recently happen to extremely famous in movable speed drive and high-power AC supplies applications. In every one of its three stages, overflow staggered inverter contains of a progression of H-span (single-stage full scaffold) inverter units. Every one H-span unit has its own DC source, which for an enlistment engine would be a battery unit, sun based cell or energy component.

III. PROPOSED METHODOOGY

The graphic arrangement of the proposed block

Diagram of Multi Level inverter is shown in figure - 1.



Figure-1 Proposed block diagram The DC-link is universal for all the phases.

Each phase consists of a three-level arrangement connected to common DC-link and a full-bridge with FC coupled at the output of three-level arrangement. Each D.C. source is connected with a singlephase full bridge inverter. The AC terminal voltages of different level inverters are linked in series. Each one converter level can generate three dissimilar voltage outputs, $+V_{dc}$, $-V_{dc}$ and zero because of dissimilar combinations of the four switches, S1, S2, S3 and S4. The AC outputs of dissimilar full-bridge converters in the identical phase are attached in series such that the synthesized voltage waveform is the addition of the individual converter outputs. Note that the number of output-phase voltage levels is defined in a different way from those of the two earlier converters (i.e. diode clamped and flying capacitor). The number of output phase voltage levels is formulated by m= 2N+1, where N is the number of DC sources in this topology. A sevenlevel cascaded converter such that, contents of three full bridge converters and three DC sources. Minimum harmonic deformation can be obtained by controlling the conducting angles on different converter levels. Each H-bridge part generates a quasi-square waveform by phase changing its negative and positive phase legs switching timings. Each switching device for all time conducts 180° (or half cycle) apart from the pulse width of the quasisquare wave. All of the switching devices current stress equal because of this switching method. In the motoring manner, power flows from the batteries from side to side the cascade inverters to the motor.



The single phase seven level hybrids cascaded multilevel inverter diagram is given Figure 2 .this type of the inverter has two types: first one is H-bridge inverter and other is conventional inverter. The conventional inverter is acting the main inverter and H-bridge inverter is acting the auxiliary inverter. The Main inverter output voltage is either +Vdc/2 (S1isON) or -Vdc/2 (S2 is ON).its connected in series with a full H-bridge that in turn is supplied by a capacitor voltage. If the capacitor is kept charged to Vdc/2, then the output voltage of the H-bridge can take on the values +Vdc/2 (Sa3 &Sa6 ON), 0 (Sa3, Sa4, Sa5, Sa6 are ON) or -Vdc/2 (Sa4 & Sa5 ON)



Figure 2: Single Phase Seven-level & Twenty three level H-bridge MLI simulation diagram

| Swinnes Voltage Levels | 51 | 52 | 53 | 54 | 55 | 56 | 57 | st | 55 | \$10 | 511 | 512 |
|------------------------------|-----------|----|----|----|----|----|----|----|----|------|-----|-----|
| Va | 1 | 0 | 1 | 3 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 2 V. | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 6 | 1 | 1 | 0 | 0 |
| 314 | 1 | 1 | 0 | 3 | 1 | 1 | 0 | e | 0 | 0 | 1 | 3 |
| 4 V. | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 5VA | 1 | 0 | 1 | D | 3 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 6 V.a. | 1 | 0 | 1 | э | 1 | 0 | 1 | c | 1 | 1 | 0 | 0 |
| 784 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 8 | 1 | 1 | 0 | 0 |
| 9 V. | 1 | 1 | 0 | 0 | 1 | 1 | D | 0 | 1 | 0 | 1 | 0 |
| 30 YA | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 31 V. | 1 | 0 | 1 | Э | 1 | 1 | 0 | C | 1 | 1 | 0 | 0 |
| 35 T.a. | 1 | 1 | 0 | 3 | 1 | 1 | 0 | C | 1 | 1 | 0 | 0 |
| 0 Va | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 6 | 1 | 0 | 1 | 0 |
| .H.m | 1 | 0 | 1 | 0 | 1 | 1 | 0 | C | 0 | 0 | 1 | 1 |
| -2 Va | 1 | 1 | 0 | 0 | 1 | 0 | 1 | C | 0 | 0 | 1 | 1 |
| -314 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| -4 Va | 0 | 0 | 1 | 1 | 1 | 0 | 1 | C | 1 | 0 | 1 | 0 |
| -5 Va | 1 | 0 | 1 | 0 | 0 | C | 1 | 1 | 1 | 0 | 1 | 0 |
| -614 | 1 | 0 | 1 | D | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| -7%* | 1 | 1 | 0 | 3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| -9% | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| -44 % | 0 | | 1 | 1 | 1 | 0 | 1 | e | 0 | 0 | 1 | 1 |
| -11 %- | 1 | 0 | 1 | 3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| -15 %er | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |

Table 1: Switching States of Seven-Level Inverter

inverter. Generation of pulse width modulation signal formula is shown in table 1. These pulses are given for 24 switches use. In this inverter has 12 switches "Sa1, Sa2, Sa3, Sa4, Sb1, Sb2, Sb3, Sb4Sc1, Sc2, Sc3, Sc4 " for upper lag and 12 switches "Sa11, Sa21, Sa31, Sa41 , Sb11, Sb21, Sb31, Sb41, Sc11, Sc21, Sc31, Sc41 for lower lag. The corresponding conducting switches and inverter output voltage levels are given in Table 2. It can be understand that the number of conducting switches for each level is very less. This ensures the higher efficiency of the proposed sevenlevel inverter.

Table 2: Conducting switches at different levels of output voltage

| Switches Voltage Levels | 51 | \$2 | 53 | 54 | 55 | 36 | \$7 | 38 | \$5 | 510 | S11 | 512 |
|-------------------------------|----|-----|----|----|----|----|-----|----|-----|-----|-----|-----|
| Va | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 2V _{de} | 0 | C | 1 | 1 | 1 | 1 | 0 | 3 | 0 | 1 | 0 | 1 |
| 3Vm | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 414 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 3 | 0 | 1 | 0 | 1 |
| 5Vm | 0 | C | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 6V _{ds} | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 7Vet | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| SVA | 0 | G | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 9Váx | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 10Vd. | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 11Vd. | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 12V ₄ , | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 3 | 1 | 1 | 0 | 0 |
| 13V4 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| OV de | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| -Va | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| -2Vac | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| -3V# | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| -4Vat | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| -5V& | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| -6V _{de} | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| -7Vde | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| -8V# | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| -9% de | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| -10Va | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| -1.1V# | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| -17Va | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| -13V_ | 0 | C | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |

IV. SIMULATION RESULTS

The below figure shows the output wave forms the proposed asymmetrical converter. It is clearly seen that the level of inverter varies with the change in the ratios of input voltage.

Table- 1 shows the current orders for different operating modes of seven-level & twenty three level





Figure 3: output voltage waveform of seven levels

Switching of the converter is done by following the staircase control technique. Pulse width ML Modulation technique can also be applied by appropriate calculation of the switching time period.



Figure 4: output voltage waveform of twenty three levels MLI



Figure 5: output voltage waveform of twenty seven levels MLI





Figure 6: FFT analysis of new seven levels MLI output voltage waveform



Figure 7: FFT analysis of Old seven levels MLI output voltage waveform.



Figure 8: FFT analysis of New Twenty three levels MLI output voltage waveform

IJSMRT| Nov-2022





Figure 9: FFT analysis of Old Twenty three levels MLI output voltage waveform



Figure 10: FFT Analysis of New Twenty Seven leves MLI output voltage waveform



Figure 11: FFT analysis of OD Twenty Seven leves MLI output voltage waveform



Figure 12: output voltage waveform of twenty seven levels MLI with Induction Motor



Figure 13: FFT analysis for Old twenty seven levels MLI with Induction Motor Load fed.



Figure 14: Speed characteristics of new MLI fed induction motor load





Figure 15: Torque characteristics of new MLI fed induction motor load.

Proposed H-bridge cascaded multilevel inverter circuit. The topology of an inverter circuit is based on the requirement and range. All topologies have both advantages and disadvantages. The two level inverters cost is very low as compared to other conventional inverter topologies. But very high value of THD. Then to reduce THD levels of a inverter voltage waveforms should be increased. And the number of level increases in a inverter then switching losses increased. Theses all above problems can be avoided by hybrid multilevel inverter. Figure 12 & Fig.-13 Shows in New & Old (Base paper) THD (total harmonics distortion) value for a proposed 3- Phase H-bridge cascaded multilevel inverter circuit with induction motor load in a seven level. This proposed circuit has THD-11.67% for a seven level output voltage waveform. The topology of an inverter circuit is based on the requirement and range. Figure 15 Speed Torque Characteristics of 3phase IM for a proposed H-bridge cascaded multilevel inverter circuit in a seven level. Fig,-10 shows proposed circuit THD-11.67% & fig-11 shows old (base paper) circuits THD-24.57% for a seven level output voltage waveform.

V. CONCLUSIONS

This Paper work has provided a brief summary of implementation 7, 23 & 27- level multilevel inverter circuit is proposed for more improved output as per the requirement. In this proposed circuit output value of the voltage & THD is minor difference with motor load or without motor load shown result. Then also the power quality is improved & converter is large stable. Comparison a (Base paper) Old & New MLI

| without | motor | load | results | in | 7, | 23, | & | 27 | levels |
|---------|---------|--------|---------|----|----|-----|---|----|--------|
| HMLI sl | hown ir | n Tabl | le-3. | | | | | | |

| H-Bridge Inverters | Base paper THD | New THD | Base paper Fundamental Vol, (50 Hz) | New Fundamental Vol, (50 Hz) |
|-----------------------|-------------------|------------|---|------------------------------------|
| 7-level | 30.07% | 12.39 % | 20.88 V. | 22.94 V. |
| 23-level | 23.5 % | 8.02 % | 90.51 V. | 119.2 V. |
| 27-level | 12.56 % | 1.72 % | 109.2 V. | 127.5 V |

REFERENCES

[1] Shaik Reddi Khasim and C. Dhanamjayulu, "Design and Implementation of Asymmetrical Multilevel Inverter with Reduced Components and Low Voltage Stress", IEEE ACCESS, DOI 10.1109/ACCESS.2022.3140354, January, 2022.

[2] M. Z. Aihsan, B. Ismail; R. Ali, W. A. Mustafa, Hasliza A Rahim, Ali S. Abosinnee, "Harmonic Analysis of ThreePhase Asymmetrical Multilevel Inverter with Reduced Number of Switches" DOI: 10.1109/IICETA51758.2021.9717722, IEEE Xplore, Feb 2022

[3] Kamaldeep, Himanshu, Vijay Sirohi, Gopal Lai Jat, "An Efficient method for Voltage Quality improvement in Asymmetrical Multilevel Inverter"DOI:

10.1109/RDCAPE52977.2021.9633753, IEEE Xplore, Dec 2021.

[4] Vamsi Mulpuri, Sripal Readdy, D. Manoj Nethala, " Asymmetrical Multilevel Inverter for Higher Output Voltage Levels," 978-1-4799-7678-2/17/\$31.00 ©2017 IEEE

[5] Roozbeh Naderi and Keyue Smedley, "A New Hybrid Active Neutral Point Clamped Flying Capacitor Multilevel Inverter ," 887-1-3877-6735-3/16/\$35.00 ©2016 IEEE

[6] Zuhair Alaas "A New Isolated Multilevel Inverter Based on Cascaded Three-Phase Converter Blocks," 978-1-4673- 6741-7/15/\$31.00 ©2015 IEEE.



[7] Ahmed Salem "New Three-Phase Symmetrical Multilevel Voltage Source Inverter," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol.5, No.3, September 2015.

[8] Rahul Nair, Mahalakshmi R and Dr. Sindhu Thampatty K.C, "Performance of Three Phase IIlevel Inverter with reduced number of switches using different PWM Techniques," 2015 IEEE International Conference on Technological Advancements in Power & Energy.

[9] Pradeep Anjana, Vikas Gupta, Harpal Tiwari, "Reducing Harmonics in Micro Grid Distribution System Using APF with PI Controller ," 978-1-4799-3656-4/14/\$31.00 ©2014 IEEE

[10] M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submulti level inverters," IEEE Trans. Power Electron., vol. 28, no. 2, pp. 625636, Feb. 2013

[11] J. Pereda and J. Dixon, "High-frequency link: A solution for using only one DC source in asymmetric cascaded multilevel inverters," IEEE Trans. Ind. Electron. vol. 58, no. 9, pp. 38843892, Sep. 2011.

[12] AJidin,N.R, N.R, N.R. N. ldris, AH.M. Yatim, t.Sutikno and E.Elbuluk,"An optimized switching strategy for quick dynamic torque control in DTC-hysteresis-based induction machines, IEEE trans. Ind. Electron. vo1.58, no.8,pp 3391 3400,Aug.2011.

[13] E.Babaei, "A new cascaded multilevel inverter topology with minimum switches," IEEE Trans. Power Electron. Vol 23, no.6, pp. 2657-2664, Nov.2008.

[14] E. A Mahrouset al., "Three-phase three-level voltage source inverter with low switching frequency based on the two level inverter topology," Electr. Power Appl., vol. I, pp. 637641, 2007

[15] K. Nakata, K. Nakamura, S. lto and K. Jinbo, "A three level traction inverter with IGBTs for EMU", in Conf. Rec. IEEE IAS Annu.meeting, 1994, voU, pp.667- 672.

[16] J. S. Lai and F. Z. Peng, "Multilevel converters – a new breed of power converters", IEEE Trans. Ind. Electron. vol. 32, no. 3, pp. 509-517, 1996.

[17] G. Carrara, S. Gardella, M. Marchesoni and R. Salutari, "A Theroeical Analysis: A New Multilevel Inverter PWM Methods", IEEE Transactions on Power Electronics, vol. 7, no. 3, pp. 497-505, 1992.

[18] M. Marchesoni, M. Mazzucchelli and S. Tenconi, "A non-conventional power converter for plasma stabilization", IEEE Trans. Ind. Electron. vol. 5, no.2, 1993.

[19] K. Nakata, K. Nakamura, S. Ito and K. Jinbo, "A three level traction inverter with IGBTs for EMU", in Conf. Rec. IEEE IAS Annu. meeting, 1994, voU, pp.667- 672

[20] A. Nabae and H. Akagi, "A new neutral point clamped PWM inverter", IEEE Trans. Ind. Electron. vol. 17, pp. 518-523, 1994.

[21] M. Calais, "Application Specific Harmonic Performance Evaluation of Multicarrier PWM Techniques", IEEE Power & Specialists Conference on Power Electronics, pp.172-178, 1994.

[22] L. M. Tolbert, F. Z. Peng and T. Habetler, "Multilevel converters for large electric drives", IEEE Trans. Ind. Electron. vol. 35, pp. 36-44, 1994.

[23] K. Corzine, "A new cascaded multilevel Hbridge drive", IEEE Trans. Ind. Electron. vol. 17, no.1, pp. 125-131, 1991.

[24] Z. Du, L. M. Tolbert, J. N. Chiasson and B. Ozpineci, "A cascaded multilevel inverter using a single DC source", IEEE 21st Applied Power Electronics Conference and Exposition, pp. 426-430, 1991.



[25] D. R. Caballero, R. Sanhueza and H. Vergara, "Cascaded Symmetrical Hybrid Multilevel dc-ac inverter", IEEE Energy Conversion Congress and Exposition, pp. 4012- 4019, 1990.

[26] F. Khoucha, M. Lagoun and A. Kheloui, "A comparison of Symmetrical and Asymmetrical three phase H-bridge multilevel inverter for DTC induction motor drives", IEEE Trans. Energy Conversion, pp. 64-72, 1990.

[27] J. Ebrahimi, "A novel switching technique for three phase asymmetrical multilevel inverter", IEEE Trans. Ind. Electron. pp. 1-1, 1990.

[28] J. Ebrahimi and E. Babaei, "A new topology of cascaded multilevel converters with reduced number of components for high voltage applications", IEEE Trans. Ind. Electron. vol. 26, no.11, pp.3109-3118, 1989.

[29] M. Malinowski, H. A. Rub and K. A. Haddad, "Multilevel converter/inverter topologies and applications", WileyIEEE press eBook, DOI: 10.100219781118755525, 1989.

[30] V. Bhuvaneswari and H. Kumar, "Analysis of asymmetrical and symmetrical three phase cascaded multilevel inverter using multicarrier SPWM Techniques", International Conference on Green Computing Communication and Electrical Engineering, pp.17, 1989.

[31] E. T. Renani, M. Fathi, M. Elias and N.A. Rahim, "Performance Evaluation of Multicarrier PWM Methods for cascaded H-bridge multilevel inverter", IET 3rd International Conference on Clean Energy and Technology, 1988.

[32] S. Bharatkar, R. Bhoyor and A. Khadtare, "Analysis of 3 phase cascaded H-bridge multilevel inverter for symmetrical and asymmetrical configuration", IEEE 1st International Conference on Automation, Control Energy and Systems, pp. 1-6, 1988.

[33] M. Kaliamoorthy, V. Rajasekaran and G. P. Raj, "A novel single phase cascaded Multilevel Inverter for Hybrid Renewable Energy Sources",